

FIG. 1




FIG. 2




FIG. 3A




FIG. 3B

FIG. 5 VIA LAYOUT FOR CONTACTS FOR MICRO PROCESSOR




FIG. 5

0975060-01404




FIG. 6




FIG. 7A




FIG. 7B